A 100kHz 95.91% Efficiency SiC-device-based Split Output Converter with EMI Reduction by Yan, Qingzeng et al.
                          Yan, Q., Yuan, X., & Wu, X. (2016). A 100kHz 95.91% Efficiency SiC-
device-based Split Output Converter with EMI Reduction. In 2016 IEEE 8th
International Power Electronics and Motion Control Conference (IPEMC-
ECCE Asia 2016): Proceedings of a meeting held 22-26 May 2016, Hefei,
China [7512255] Institute of Electrical and Electronics Engineers (IEEE).
https://doi.org/10.1109/IPEMC.2016.7512255
Peer reviewed version
Link to published version (if available):
10.1109/IPEMC.2016.7512255
Link to publication record in Explore Bristol Research
PDF-document
This is the author accepted manuscript (AAM). The final published version (version of record) is available online
via IEEE at http://ieeexplore.ieee.org/document/7512255/. Please refer to any applicable terms of use of the
publisher.
University of Bristol - Explore Bristol Research
General rights
This document is made available in accordance with publisher policies. Please cite only the published
version using the reference above. Full terms of use are available:
http://www.bristol.ac.uk/pure/about/ebr-terms
A 100kHz 95.91% Efficiency SiC-device-based  
Split Output Converter with EMI Reduction 
Qingzeng Yan1, 2, Xibo Yuan1, and Xiaojie Wu2 
 
1Department of Electrical and Electronic Engineering 
University of Bristol 
Bristol BS8 1UB, U.K. 
Email: yqz2009@163.com                                                                    
2School of Information and Electrical Engineering 
China University of Mining and Technology 
Xuzhou, Jiangsu 221116, China 
    
 
 
Abstract—The adoption of silicon carbide (SiC) MOSFETs 
and SiC Schottky diodes in power converters promises a further 
improvement of the attainable power density and system 
efficiency, while it is restricted by several issues caused by the 
ultra-fast switching, such as phase-leg shoot-through (‘crosstalk’ 
effect), high turn-on losses, electromagnetic interference (EMI), 
etc. This paper presents a split output converter which can 
overcome the limitations of the standard two-level voltage source 
converters when employing the fast-switching SiC devices. The 
split output converter uses auxiliary inductors (called ‘spilt 
inductors’) to decouple the upper SiC MOSFET and the lower 
SiC MOSFET of the same phase leg, thus suppressing the 
crosstalk effect, improving the switching performance (e.g. lower 
turn-on losses), and reducing the EMI. However, there are also 
several issues brought by the split inductors, e.g. the current 
freewheeling problem, the current pulses and voltage spikes of 
the split inductors, and the disappeared synchronous 
rectification, which can together increase the losses of the 
converter. A 95.91% efficiency has been achieved by the split 
output converter at the switching frequency of 100kHz with EMI 
reduction.  
Keywords—Silicon carbide (SiC); split output converters; 
crosstalk; efficiency; electromagnetic interference (EMI) 
I.  INTRODUCTION 
The silicon carbide (SiC) MOSFETs have no tail current 
during switching, which characterizes the switching of Si 
IGBTs, resulting in a faster switching speed and dramatically 
reduced switching losses. The adoption of SiC MOSFETs 
enables the converters to operate at higher switching 
frequencies with reduced size and weight of the passive filters 
[1]. However, the converters with high switching speeds are 
more susceptible to the parasitic elements of the power 
circuits, e.g. the parasitic inductance of printed circuit board 
(PCB) traces and the parasitic capacitance of switching 
devices [2]. The high dv/dt and di/dt during the fast switching 
transient will bring serious electromagnetic interference (EMI) 
problem [3]. And the high dv/dt can intensify the interaction 
between the two complementary SiC MOSFETs of the same 
phase leg (crosstalk [4]). 
Three key issues will emerge in the standard two-level 
voltage source converters with the fast-switching SiC devices 
[5], as illustrated in Fig. 1. Firstly, when the upper SiC 
MOSFET turns on, the Miller capacitance Cgd of the lower 
SiC MOSFET will be charged inducing the spurious gate 
voltage, which may lead to the shoot-through failure of the 
converters (① in Fig. 1). Secondly, the output capacitance Coss 
(Coss=Cds+Cgd, Cds is the drain to source capacitance) of the 
lower SiC MOSFET will be charged during the upper 
MOSFET turn-on, increasing the turn-on losses of the upper 
SiC MOSFET (① and ② in Fig. 1). Thirdly, the intrinsic 
body diode of the SiC MOSFET tends to have higher reverse-
recovery currents. If the body diode is used for freewheeling, 
its reverse recovery current can further increase the turn-on 
losses of the SiC MOSFET (③ in Fig. 1). Therefore, anti-
paralleling a better performance SiC Schottky diode is 
preferred in some applications [6]. However, even if the anti-
paralleled SiC Schottky diode features zero reverse recovery 
current, its output capacitance can still increase the total 
paralleled capacitance of the SiC MOSFET contributing to the 
turn-on losses [2]. 
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Fig. 1.  Issues in standard two-level converters at the turn-on transient of the 
upper SiC MOSFET [①Charging the Miller capacitance Cgd, ②Charging the 
drain to source capacitance Cds, ③Body diode reverse recovery]. 
 
The split output converters shown in Fig. 2 [7, 8], which 
are also known as the dual-buck converters [9], can transcend 
the above limitations of the standard two-level voltage source 
converters. In Fig. 2, Q1~Q6 are SiC MOSFETs and D1~D6 are 
SiC Schottky diodes; Lload is the load/filtering inductor. For the 
sake of clear description, the auxiliary inductors in split output 
converters, e.g. Ls1 and Ls4, are called the ‘split inductors’. As 
seen in Fig. 2, the split inductors separate the upper SiC 
MOSFET from the lower SiC MOSFET, while the 
commutation loop remains low inductive to guarantee the fast 
switching speed. Consequently, with the split inductors the 
crosstalk effect will be suppressed with lower induced 
spurious gate voltage avoiding the shoot-through failure. The 
charging current of the output capacitance and the reverse 
recovery current of the body diode will be both attenuated by 
the split inductors resulting in lower turn-on losses of the SiC 
MOSFET. In addition, if regarding the nodes Oa, Ob, and Oc in 
Fig. 2 as the outputs of the converter, the dv/dt of the output 
voltage will also be suppressed with mitigated EMI.  
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Fig. 2.  The three-phase split output converter. 
The split output converter could be one possible solution to 
overcome the new challenges in high-switching-frequency 
applications with wide bandgap devices [5, 7, 8]. However, 
there is still a lack of systematic and conclusive investigation 
into the split output converters regarding the crosstalk effect, 
the switching performance, EMI, and the specific issues of the 
split output converters, which should be concerned in high-
switching-frequency applications. This paper therefore aims to 
carry out an experimental and analytical study, to reveal the 
advantages, disadvantages, and challenges of the high-
switching-frequency split output converters with SiC devices. 
II. DESIGNED SPLIT OUTPUT CONVERTER AND GATE DRIVE 
PULSE USED FOR DOUBLE PULSE TEST 
A.  Designed Split Output Converter 
A three-phase split output converter is designed with the 
scheme in Fig. 2, as shown in Fig. 3. The SiC MOSFET 
C2M0080120D (20A, 1200V, 80mΩ) and the SiC Schottky 
diode C4D20120A (20A, 1200V) both from Cree are used. 
The middle nodes shown in Fig. 3(a) are used to connect the 
split inductors of various values according to the requirements. 
The dc-link film capacitors in Fig. 3(b) are mounted closely to 
the switching devices for suppressing the current/voltage 
ringing generated by the high speed switching [10]. A 
differential voltage probe (N2790A, 100MHz) and a current 
probe (N2783A, 100MHz, 30A) both from Agilent 
Technologies are employed to measure the switching voltage 
and current. 
B.  Gate Drive Pulse used for Double Pulse Test 
In order to test some specific issues in split output 
converters, e.g. how the split inductors affect the synchronous 
rectification, the conventional gate drive pulse pattern used for 
double pulse test (DPT) [11] is modified in this paper as 
shown in Fig. 4. During the experiments, the period of each 
segment can be adjusted according to the requirements. The 
function of each segment is listed as follows: 
1) ta ~ tb : Establishing the desired current level. 
2) tb and tf : Testing the turn-off characteristic of the SiC 
MOSFET. 
3) tb ~ tc and td ~ te : Testing the current share between the 
SiC Schottky diode and the body diode of the SiC 
MOSFET. 
4) tc ~ td : Testing the current share between the channel of 
the SiC MOSFET and the diodes (the SiC Schottky diode 
and/or the body diode of the SiC MOSFET) in 
synchronous rectification mode. 
5) te : Testing the turn-on characteristic of the SiC MOSFET. 
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Fig. 3.  The designed three-phase split output converter: (a) top view and (b) 
bottom view. 
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Fig. 4.  Modified gate drive pulse used for DPT. 
 
III. CROSSTALK ANALYSIS BASED ON A PROPOSED MODEL OF 
SPLIT OUTPUT CONVERTERS 
In this section, a mathematical model of the split output 
converter is proposed to analyze the crosstalk effect. To 
simplify the analysis of the model, the parasitic inductance of 
the power circuits is neglected, and only the split inductance 
and the parasitic capacitance of the devices are considered. 
The load is not analyzed here, though it can be added to the 
model if required. Taking Phase C of the split output converter 
for example, the circuit which can be used to analyze the Q5 
turn-on transient is shown in Fig. 5(a). The voltage source Vs 
in Fig. 5(a) represents the voltage at the middle node M of the 
left phase leg when Q5 turns on. The parameters of the circuit 
are given in Table I. How the split inductance and the gate 
resistance influence the induced spurious gate voltage at the 
turn-on transient will be analyzed in the following. 
 
Fig. 5.  Mathematical model of the split output converter: (a) circuit for the 
analysis of Q5 turn-on transient and (b) equivalent circuit in s domain. 
 
TABLE I.  PARAMETERS OF THE MATHEMATICAL MODEL 
Symbol Parameter Value 
CSD Parasitic capacitance of SiC Schottky diode 80pF 
Cgd Miller capacitance of SiC MOSFET 6.5pF 
Cgs Gate to source capacitance of SiC MOSFET 943.5pF 
Cds Drain to source capacitance of SiC MOSFET 73.5pF 
Rg_in Internal gate resistance of SiC MOSFET 4.6Ω 
ROL Low-state output resistance of the gate driver  0.4Ω 
Rg_ex External gate resistance Optional 
Vdc DC-link voltage 600V 
 
The equivalent circuit of the split output converter in s 
(frequency) domain is shown in Fig. 5(b), where Rg is the total 
gate resistance (Rg=ROL+Rg_ex+Rg_in); Ls refers to the split 
inductance, Ls=Ls5=Ls2; VSD(0-) and Vgs(0-) are the initial 
voltage on CSD and Cgs, VSD(0-)=Vdc, Vgs(0-)=VgL (VgL is the 
low-state gate voltage). The initial voltages on Cgd and Cds can 
be neglected compared to the voltages after they are fully 
charged (both approximately equal to the dc-link voltage after 
fully charged). To simplify the calculation, the piecewise 
voltage source Vs(s) [12] is idealized as a step function. With 
the node-voltage method, selecting Vgs(s) and Vds(s) as the 
node voltages, the circuit shown in Fig. 5(b) can be described 
as  
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The gate voltage Vgs(s) and the drain-source voltage of the 
SiC MOSFET Vds(s) can be derived from (1) as 
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The corresponding time domain values can be obtained by 
the inverse Laplace transform. It should be noted that V*gs in 
Fig. 5(a) is different from Vgs when the gate drive circuit is in 
the dynamic state. V*gs can be derived from Vgs using Ohm’s 
law. The value of V*gs can be measured outside the device to 
compare with its theoretical value. 
As seen in Fig. 5(a), after Vds rises to Vdc, the split inductor 
current IL will be freewheeled by the diode D5. At the time of 
Vds rising to Vdc, V
*
gs will reach the maximum value V
*
gs_max 
which can be taken as the spurious gate voltage. This time can 
be calculated by (3). Afterwards, the spurious gate voltage 
V*gs_max at this time can be obtained from (2).  
The theoretical results obtained from the model and the 
experimental results from the DPT with varying Ls and Rg_ex 
are shown in Fig. 6. Ls=0 represents the case where no split 
inductors are used (as in a standard two-level converter). In 
order to minimize the influence of ringing on the experimental 
results, the external gate resistance of the switching SiC 
MOSFET Q5 is selected as 33Ω which is relatively large, to 
slow down the switching speed for ringing suppression. The 
external gate resistance of the lower SiC MOSFET Q2 is 
selected as required, e.g. varying from 6.2Ω to 100Ω. As seen 
in Fig. 6, the theoretical and experimental results generally 
agree with each other. Due to some simplifications are made 
in the proposed model, e.g. the parasitic inductance of the 
power circuit is neglected and Vs(s) is idealized as a step 
function, the measured spurious gate voltages have some 
discrepancies with the theoretical results. 
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Fig. 6.  Theoretical and experimental results of V*gs_max: (a) with varying Ls 
(Rg_ex=33Ω) and (b) with varying Rg_ex (Ls=10µH). 
 
As seen in Fig. 6(a), the induced spurious gate voltage 
V*gs_max gradually decreases with the increasing split 
inductance. The phenomena can be simply explained as 
follows. Without the split inductors, Vs will directly charge the 
Miller capacitor Cgd with high spurious gate voltage. After the 
split inductors are added, the charging processes of Cgd is 
buffered with lower spurious gate voltage. Meanwhile, as seen 
in Fig. 6(b), V*gs_max increases with the increasing external gate 
resistance Rg_ex, which can be explained based on the 
generation mechanism of the spurious gate voltage. During the 
charging process of the Miller capacitor Cgd, the charging 
current will also flow through Cgs and the resistance on the 
gate drive path, as seen in Fig. 5(a). The larger gate resistance 
will increase the parallel impedance of the gate resistance and 
Cgs, generating higher spurious gate voltage. Note that, even 
though the larger gate resistance can slow down the switching 
speed with reduced the spurious gate voltage, the increased 
spurious gate voltage as analyzed above can outweigh the 
reduced spurious gate voltage, making the spurious gate 
voltage increase with the increasing gate resistance. 
It should be also noted that, even if the low-state gate 
voltage is selected as -5V in this paper, the spurious gate 
voltage with a large external gate resistance and no split 
inductors can still be close to the gate threshold voltage of the 
SiC MOSFET (Vgs(th) =1.7V for C2M0080120D). In contrast, 
the split inductors can effectively suppress the crosstalk with 
reduced spurious gate voltage preventing the potential shoot-
through failure. The proposed model can be used as a 
reference for the selection of the external gate resistance and 
the split inductance. 
IV. IMPROVED SWITCHING PERFORMANCE IN SPLIT OUTPUT 
CONVERTERS 
In the switching performance test, a relatively small gate 
resistor of 6.2Ω is adopted to achieve a fast switching speed. 
The waveforms at turn-on and -off transients are respectively 
captured without and with split inductors, as show in Fig. 7.  
Comparing Fig. 7(a) and Fig. 7(c), with the split inductors 
adopted, the turn-on current overshoot is reduced from 11A to 
3A, and the low-frequency current ringing during the turn-on 
transient is suppressed. Comparing Fig. 7(b) with Fig. 7(d), 
the current and voltage distortions at the turn-off transient are 
smoothed by the split inductors. However, the split inductors 
have little influence on the high-frequency ringing of the 
current/voltage at both turn-on and -off transients. In addition, 
the turn-on energy is reduced from 920µJ to 725µJ by 195µJ, 
while the turn-off energy is increased from 100µJ to 180µJ by 
80µJ.  
In order to explain the phenomena, the circuit of the split 
output converter for DPT with parasitic elements considered is 
established as shown in Fig. 8, where Lpx (x=1, 2, 3 ...) is the 
parasitic inductance of the circuit; Cp_L is the parasitic 
capacitance of the load inductor; Coss is the output capacitance 
of the SiC MOSFET, Coss=Cds+Cgd. The parasitic capacitances 
of the load inductor and the split inductor are measured by 
Wayne Kerr 65120B Precision Impedance Analyzer. The 
parasitic capacitance of the load inductor is 122.6pF, which is 
comparable with that of the devices, while the split inductor 
has a negligible parasitic capacitance of 2.1pF. 
As seen in Fig. 8, the split inductors separate the switching 
MOSFET Q5 from the parasitic capacitances of D5, Q2, and the 
load. The total parallel capacitance of Q5 is dramatically 
reduced due to the addition of split inductors. The split 
inductors can effectively buffer the charge and discharge of 
the parasitic capacitors resulting in the reduced current 
overshoot in Fig. 7(c).  
At the turn-off transient of Q5, the voltage change at M and 
N nodes will cause the charge and discharge of the capacitors. 
The current and voltage distortions shown in Fig. 7(b) are 
generated by the ringing in the charging/discharging processes 
[2]. Given the charging/discharging processes in the right 
phase leg and the load are buffered by the split inductors, the 
current and voltage distortions at the turn-off transient are 
suppressed, as shown in Fig. 7(d). 
 Fig. 7.  Switching waveforms with conduction current of 20A and Rg_ex of 
6.2Ω: (a) turn-on transient and (b) turn-off transient without split inductors, 
(c) turn-on transient and (d) turn-off transient with split inductors of 10µH. 
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Fig. 8.  Circuit of the split output converter for DPT with parasitic elements 
considered. 
 
The low-frequency ringing in Fig. 7(a) is generated by the 
interaction between the parasitic inductance and the large 
parasitic capacitance in the right phase leg and the load. While 
the high-frequency ringing is caused by the parasitic 
inductance and the relatively small parasitic capacitance of the 
left phase leg. As seen in Fig. 8, the split inductor can block 
the charge/discharge of the parasitic capacitance in the right 
phase leg and the load, however, have no influence on the 
charge/discharge of the parasitic capacitance in the left phase 
leg. Therefore, the low-frequency ringing is effectively 
suppressed, but the high-frequency ringing cannot be affected. 
Due to the fact that capacitors can slow down the voltage 
changing speed, after adding the split inductors, the reduced 
parallel capacitance of the SiC MOSFET enables the 
switching voltage to rise or fall faster, while the current 
changing speeds at the turn-on and -off transients both remain 
almost the same. This can be seen by comparing Fig. 7(a) with 
Fig. 7(c), and Fig. 7(b) with Fig. 7(d), respectively. Therefore, 
the current and voltage overlap area at the turn-on transient 
will be reduced with smaller turn-on energy, and the current 
and voltage overlap area at the turn-off transient will be 
increased resulting in larger turn-off energy. Moreover, there 
is a significant current overshoot during turn-on. With the 
faster voltage changing speed, the turn-on energy will be 
reduced significantly, which is higher than the increased turn-
off energy, thus leading to an overall reduced switching 
energy. 
V. EMI BENEFIT OF THE SPLIT OUTPUT CONVERTER 
The voltage at the Oc node in Fig. 8, which can be treated 
as the output voltage of the split output converter, is measured 
with and without split inductors, as shown in Fig. 9.  
Comparing Fig. 9(a) with Fig. 9(b), after applying the split 
inductors, the dv/dt at the rising and falling edges are reduced 
from 11.765kV/µs and 19.335kV/µs to 3.529kV/µs and 
5.455kV/µs, respectively. And the voltage overshoot and 
undershoot, as well as the ringing of about 7MHz shown in 
Fig. 9(a) are effectively suppressed. These improvements in 
the output voltage of the split output converter can together 
lead to the EMI reduction.  
To further compare the spectra of the output voltages, the 
DPT is repeated for 100 times, and the captured 100 output 
voltage waveforms are synthesized into one signal to average 
the random noises. Then, the voltage spectra are computed by 
Discrete Fourier Transform (DFT). Fig. 10 shows the 
magnitude spectra of the output voltages without and with 
split inductors, which can clearly show the EMI benefit of the 
split output converter. As seen, the spectral amplitude between 
3MHz and 25MHz is effectively reduced by the split 
inductors. Specifically, the reduced spectra magnitude around 
7MHz can represent the suppressed ringing of about 7MHz in 
Fig. 9. 
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Fig. 9.  Output voltage waveforms: (a) without split inductors and (b) with 
split inductors of 10µH. 
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Fig. 10.  Magnitude spectra of the output voltages without and with the split 
inductors of 10µH.  
VI. SEVERAL ISSUES IN THE SPLIT OUTPUT CONVERTER 
Apart from the above benefits of the split output converter, 
there are also several issues brought by the split inductors, e.g. 
the current freewheeling problem [7] and the current pulses 
and voltage spikes of the split inductors [8]. In addition, the 
split inductors can also make the synchronous rectification 
disappear.  
The synchronous rectification is tested with and without 
the split inductors, respectively. The currents flowing through 
D2 and Q2 are measured and divided into three parts for clear 
descriptions, as shown in Fig. 11. As seen in Part 2 of Fig. 
11(a) without split inductors, when Q2 turns on, the current 
freewheeled by the SiC Schottky diode D2 is partly switched 
to the channel of the SiC MOSFET Q2, making the circuit in 
the synchronous rectification mode. Fig. 11(b) shows the 
results with the split inductors of 10µH, the current of Q2 in 
Part 2 has become very small, making the synchronous 
rectification mode almost disappeared. 
 
 
Fig. 11.  Synchronous rectification: (a) without split inductors and (b) with 
split inductors of 10µH. 
 
The reason why the synchronous rectification is affected 
by the split inductors can be given as follows. After Q2 turns 
on, the circuit is in the synchronous rectification mode, where 
the current flowing through D2 will fall while the current 
flowing through the channel of Q2 will rise. At this time, the 
electromotive forces of the synchronous rectification path can 
be illustrated in Fig. 12. The falling current in the D2 path will 
generate a forward-electromotive force VLs5 on Ls5, which will 
counteract the falling current in the D2 path. Meanwhile, the 
rising current in the Q2 path will generate a counter-
electromotive force VLs2 on Ls2, which will be against the rising 
current in the Q2 path. How much current flowing through the 
channel of Q2 depends on the voltage difference of Vf – VLs5 – 
VLs2, where Vf is the voltage drop on the SiC Schottky diode 
D2. The split inductors associated with the rising and falling 
currents can generate the comparable electromotive force with 
Vf, making the synchronous rectification mode susceptible to 
the value of the auxiliary split inductors. 
The disappeared synchronous rectification in the split 
output converter makes almost all the freewheeling current 
flow through the SiC Schottky diode. Given the equivalent on-
state resistance of the SiC Schottky diode in parallel with the 
channel of the SiC MOSFET is smaller than that of a single 
SiC Schottky diode, the disappeared synchronous rectification 
can increase the conduction losses of the converter. 
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Fig. 12.  Electromotive forces of the synchronous rectification path. 
 
VII. EXPERIMENTAL RESULTS WITH CONTINUOUS OPERATION  
The designed three-phase split output converter is tested in 
the continuous operation mode with a three-phase R-L load. 
The parameters of the system are given in Table II. The three-
phase currents at the switching frequency of 100kHz without 
and with split inductors are shown in Fig. 13. As seen, the 
three-phase currents without split inductors in Fig. 13(a) have 
much larger high-frequency harmonics than the currents with 
split inductors in Fig. 13(b), which further verifies the EMI 
benefit brought by split inductors.  
The efficiencies of the converter are measured without and 
with the split inductors at varying switching frequencies. The 
input dc power is calculated by the average dc current and 
voltage obtained by the oscilloscope. The output power is 
measured by the power analyzer NORMA 3000. The 
measured efficiencies and the corresponding operating power 
are shown in Fig. 14. It should be noted that, as the switching 
frequency increases, the voltage loss between the reference 
voltage and the actual output voltage caused by the dead time 
will also increase, leading to a reduced operating power. As 
seen in Fig. 14, the converter efficiencies with split inductors 
are always lower than those without split inductors at each 
switching frequency. This phenomenon is clear at the 
switching frequency of 100kHz, where the efficiency with 
split inductors is 0.73% lower than that without split inductors 
(95.91% vs. 96.64%).  
Regarding the losses in the split output converter, the split 
inductor can lower the switching losses, which is expected in 
high-switching-frequency applications. However, the current 
freewheeling problem [7] and the disappeared synchronous 
rectification (shown in Section VI) can together increase the 
conduction losses of the split output inverter. In addition, the 
current pulses and the voltage spikes of the split inductors can 
bring extra split inductor losses [8]. The overall increased 
conduction losses and split inductor losses can outweigh the 
decreased the switching losses, leading to the reduced 
efficiency of the output converter shown in Fig. 14.  Further 
studies need to be carried out to optimize the efficiency of the 
split output converter to maximize its potential benefits in 
high-switching-frequency applications. 
 
TABLE II.  PARAMETERS OF THE TEST SYSTEM 
Symbol Parameter Value 
Vdc DC-link voltage 600V 
RL Load resistance 44Ω 
Lload Load inductance 6.2mH 
Ls Split inductance 10µH 
Rg_ex External gate resistance 6.2Ω 
M Modulation index 0.9 
td Dead time 1µs 
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Fig. 13.  Three-phase currents at switching frequency of 100kHz: (a) without 
split inductors and (b) with split inductors of 10µH. 
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Fig. 14.  Measured efficiencies without and with split inductors of 10µH, and 
the corresponding operating power. 
 
VIII. CONCLUSION 
A detailed investigation into the split output converter 
based on SiC MOSFETs and SiC Schottky diodes has been 
carried out both experimentally and analytically. The split 
output converter has both advantages and disadvantages. The 
switching performance is improved with lower turn-on current 
overshoot, suppressed low-frequency current ringing during 
the turn-on transient, and reduced current and voltage 
distortions at the turn-off transient. The reduced turn-on 
energy is higher than the increased turn-off energy leading to 
the reduced total switching losses. The EMI mitigation in the 
split output converter has been verified by the magnitude 
spectra of the output voltage and the experimental waveforms 
in the continuous operating mode. In addition, the split output 
converter has issues such as the current freewheeling problem, 
the current pulses and voltage spikes of split inductors, and the 
disappeared synchronous rectification, which need to be well 
addressed for the application of the split output converter. A 
95.91% efficiency has been achieved by the split output 
converter at the switching frequency of 100kHz with EMI 
reduction. 
Since the split output converter could be one possible 
solution to overcome the new challenges in high-switching-
frequency applications with wide-bandgap devices, further 
studies need to be carried out to optimize the efficiency of the 
split output converter to maximize its potential benefits. 
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